ABSTRACT As the state-of-the-art voltage-source topology, the modular multilevel converter (MMC) is attractive for various medium-or high-power applications. In MMC, reliability and uninterruptable operation are always seen as primary concerns, which requires the MMC can continue operating even though some of the submodules (SMs) are failed. In this paper, a novel fault-tolerant modulation and control strategy is proposed for MMC in medium voltage applications. Compared with previous works, the proposed strategy provides optimum performances under healthy conditions and minimum performance degradation after SM failures. During healthy conditions, the redundant SMs are fully utilized to decrease SM capacitor voltage for higher reliability and to reduce switching frequency for higher efficiency. While during faulttolerant operation, by appropriate modification of the modulation and controllers, no extra healthy SMs need to be bypassed and the output voltage harmonics of MMC remain unchanged without causing voltage mismatches. Feasibility and effectiveness of the proposed strategy have been verified by simulations in MATLAB/Simulink software and experiments on a downscaled three-phase MMC prototype.
I. INTRODUCTION
The modular multilevel converter (MMC), with the distinctive features of modularity, scalability, easy assembly, high quality voltage waveform, high efficiency, and utilization of standardized power-electronic devices, has attracted great interest from both academia and industry in the past decade [1] - [3] . This novel converter topology has already revolutionized the voltage sourced converter (VSC) based high voltage direct current (VSC-HVDC) transmission systems, pushing the voltage and power ratings to an unprecedented high level [4] , [5] . On the other hand, MMC is also being considered in many medium-voltage applications, such as machine drives [6] - [8] , unified power flow controller [9] , solid-state transformer [10] , STATCOM [11] , ice melting [12] , DC electric ship [13] , battery energy storage [14] , etc.
Reliability is one of the primary concerns in MMC, since it contains a large number of devices and each of these devices is a potential failure point [15] . It is highly desired that MMC can continue its operation without interruption or significant degradation of performance, even though some of the submodules (SMs) are failed. To accomplish this, effective fault detection and fault tolerant methods are necessary. In [16] - [18] , several fault detection methods for MMC based on observers or estimators have been proposed. The fault occurrence can be detected and the faulty SM can be localized when the estimated values deviate from the corresponding measured values. The advantage of these methods is that no additional sensors need to be added; however, the limitations are increased computational effort, relatively long detection time (tens of milliseconds), and the complexity to design observer gains and thresholds under parameter uncertainties, transients, and disturbances. Besides, fault detection can also be realized straight forwardly by means of hardware circuits, through adding voltage sensors to measure the output voltage of each SM [19] or a set of SMs [20] , which has high robustness and very short detection time (several microseconds).
Fault tolerance of MMC is achieved by integration of a certain number of redundant SMs in each arm. Once a SM failure has been detected, the faulty SM can be substituted by a redundant SM and the converter remains operational. On this basis, many fault tolerant control methods have been developed for MMC [21] - [32] . In [21] - [23] , the redundant SMs are configured in cold reserve mode, in which these SMs are normally bypassed by a contactor and only activated when fault happens. The cold reserve mode is particularly suitable for MMC in HVDC applications. Because in this case the MMC already contains hundreds of SMs which can generate an excellent sinusoidal voltage waveform at very low switching frequency (usually 100∼200Hz), thus arranging the redundant SMs in the cold reserve can help reduce conduction losses. However, in medium-voltage applications, there are limited number of SMs in the MMC. The switching frequency of each SM has to be much higher so as to ensure the output voltage quality, thus the switching losses become more predominant than the conduction losses. Therefore in medium-voltage MMCs, it is more reasonable to set the redundant SMs run in hot reserve mode [24] - [26] , that the redundant SMs are not bypassed but treated the same way as ordinary SMs, to reduce switching losses and improve voltage waveform quality. In [27] - [29] , the redundant SMs are more fully utilized to improve reliability by decreasing the SM capacitor voltages under healthy conditions, since lifespans of the semiconductor switches and capacitors both can benefit from a lower voltage stress [33] . However in the fault-tolerant conditions, the faulty SMs are bypassed and the capacitor voltages of the other SMs in the arm are increased, then the arms in MMC would contain different numbers of SMs and operate unsymmetrically, which causes voltage mismatches and harmonics particularly when the number of SMs in MMC is small in medium-voltage applications. To maintain a symmetrical fault tolerant operation between the upper and lower arms, not only the faulty SMs but also the same number of healthy SMs in the other arm are bypassed in [30] and [31] . But this is at the cost of reduced reliability since extra redundant SMs are wasted. In [32] , another approach to eliminate the voltage mismatches is proposed by using a modulation rotation mechanism. The SMs take turns to be active and standby under a given time interval. Hence even if some SMs are failed and bypassed, the number of active SMs in each arm can remain constant and the harmonic features of MMC are not changed. However, since the standby SMs do not participate in switching and cannot share any stress, performances of this approach during healthy conditions are inevitably degraded, resulting in higher capacitor voltage stress, higher switching frequency and losses, and larger temperature swings of the semiconductor devices. In this paper, a new fault-tolerant control strategy based on phase-shifted carrier (PSC) modulation is proposed for MMC in medium-voltage applications. The proposed strategy combines the merits of aforementioned methods which can provide satisfactory performances under both healthy and fault-tolerant conditions. During healthy conditions, the redundant SMs are utilized to decrease SM capacitor voltage for higher reliability and reduce switching frequency for higher efficiency. While during fault-tolerant operation, by appropriately adjusting the SM capacitor voltage command as well as the modulation carrier and references, only the faulty SMs in the arm are bypassed and the output voltage harmonics of MMC can still be kept constant without voltage mismatches.
The remainder of this paper is organized as follows. Section II introduces the operating principle of mediumvoltage MMC with redundant SMs and discusses the best performance that can be achieved under healthy conditions. In Section III, the proposed fault-tolerant modulation and control strategy is presented. The performance and effectiveness of the proposed strategy are evaluated by simulation results in Section IV and experimental results in Section V. Finally, Section VI concludes this paper.
II. OPERATING PRINCIPLE OF MMC WITH REDUNDANT SMs IN MEDIUM-VOLTAGE APPLICATIONS A. BASIC CIRCUIT CONFIGURATION
Circuit configuration of MMC is shown in Fig. 1 . Each of its phases consists of two arms, the upper and the lower, which are connected through arm inductors. Each arm is formed by N a + N r series-connected SMs (N a stands for the number of ordinary SMs, and N r is the number of redundant SMs). Each SM is a half-bridge circuit and a vacuum switch is integrated to bypass the faulty SM. It should be noted that compared to two separate arm inductors, the coupled inductor is more suitable for medium-voltage MMCs: 1) since DC bus shortcircuit fault is very rare in medium-voltage applications, there VOLUME 6, 2018 is no need to use large separate inductors to limit the fault current as in HVDCs; 2) the coupled inductor in MMC does not present any equivalent AC inductance, thus it eliminates the inductor AC voltage drop and takes full advantage of the MMC output voltage capacity; 3) a single coupled inductor shows smaller size and lighter weight than the total of two separate inductors [34] , which is more cost-effective.
In Fig. 1 , u o is the output voltage, i o is the output current, and U dc is the dc-link voltage. u u , i u and u l , i l represent the voltages and currents of the upper arm and the lower arm, respectively. L is the self-inductance and it is assumed the coupling coefficient of the coupled inductor equals 1. The following equations of MMC can be derived by Kirchhoff's circuit laws:
where u sm,u (i) and u sm,l (i) are the SM terminal voltage with respect to the i-th SM in the upper and the lower arm, respectively, and i = 1, 2, . . . , N a + N r . i c denotes the MMC circulating current component which circulates through both the upper and lower arms. Generally, MMC output ac voltage can be expressed as
in which M denotes the modulation depth varying from 0 to 1, ω o is the output angular frequency, and ϕ is the phase angle. Inserting (7) into (1) and (2), and neglecting the voltage drop across the coupled inductor, the upper-and lower-arm voltages are derived as
B. OPERATION WITH REDUNDANT SMs UNDER HEALTHY CONDITIONS
The operating principle of MMC without redundant SMs (i.e., N r = 0) are already well known, that the dc-link voltage is equally shared among the N a SMs in each arm, in which the average capacitor voltage is U C = U dc /N a . On the other hand, if additional N r redundant SMs are employed in each arm, there can be two operation modes: maintaining the capacitor voltage as U C = U dc /N a [24] - [26] ; or decreasing the capacitor voltage to U C = U dc /(N a + N r ) [27] - [29] .
Since the lifespans of semiconductor switches and capacitors both can be prolonged under a lower voltage stress, and the semiconductor switching losses are proportional to its applied voltage as well, decreasing the capacitor voltage is beneficial to improve MMC reliability and efficiency. In this mode, voltage references of the upper-and lower-arm SMs are given as
In medium-voltage MMCs, the phase-shifted carrier (PSC) modulation is widely adopted as it presents high resulting equivalent switching frequency and can evenly distribute the switching stress and losses among the SMs [34] , [35] . To fully utilize the redundant SMs, all the N a + N r SMs are equally treated in the PSC modulation, as shown in Fig. 2 . Each arm comprises N a + N r triangular carriers, and these carriers are shifted by 2π/(N a + N r ) incrementally to achieve harmonic cancellation features. Fourier representation of the upper-and lower-arm voltages can be derived respectively as
where N = N a + N r , ω c is the angular frequency of the carriers, m is the harmonic order of carrier wave (m = 1, . . . , ∞), n is the harmonic order of the reference wave (n = −∞, . . . − 1, 0, 1, . . . , ∞), J n (x) refers to the Bessel coefficient of order n and argument x. Compared to the original MMC without redundant SMs, Eqs. (12) and (13) show that by fully utilizing the redundant SMs, MMC equivalent switching frequency is increased from N a f c to (N a + N r )f c . In other words, under the same equivalent switching frequency requirement, f c is able to be decreased to N a /(N a + N r ) of the original value f c(rated) . This means the redundant SMs can also help reduce switching losses of MMC.
III. PROPOSED FAULT-TOLERANT MODULATION AND CONTROL STRATEGY
In this section, based on the previously discussed operation under healthy conditions, a novel fault-tolerant modulation and control strategy is further proposed for MMC under SM failures. The proposed strategy can keep the output voltage harmonics of MMC same as healthy conditions without bypassing any extra healthy SMs in the other arm, which obtains minimum performance degradation when compared to the existing fault-tolerant methods [21] - [32] . The proposed strategy considers two conditions: when the number of failed SMs N f is smaller than N r , and when N f is larger than N r , respectively.
Once failure of an SM is detected [19] , the output of this faulty SM can be short-circuited by closing the bypass switch, and the MMC needs to continue its operation with remaining SMs under fault tolerance. 
whereas switching frequency and average capacitor voltage of SMs in the other phases remain same as healthy conditions. With the new reference of (14), Fourier representation of the output voltage of ith SM in the upper arm can be expressed as
where ω c = 2πf c is the modified carrier frequency.
By summing output voltages of the remaining N SMs, the upper-arm voltage is obtained as
According to (15) , output voltage of the ith SM in the lower arm can also be derived as
By summing the output voltages of the N SMs, the lowerarm voltage can be obtained as
In comparison between (17) and (19) , it proves that although there are different number of SMs in the upper and lower arms, magnitudes of the voltage harmonics of the upper and lower arms are still kept identical (for arbitrary m and n); and on the other hand, since N f c = Nf c , equivalent switching frequencies of the upper and lower arms are both same as the healthy conditions. Consequently, there is no voltage mismatch between the upper and lower arms. Harmonic features of the output voltage are not deteriorated and a constant MMC equivalent switching frequency is guaranteed.
Compared to the existing fault-tolerant methods in [24] - [32] , except the failed SMs, no other healthy SM is bypassed. Only the arm containing failed SMs increases its switching frequency, only the phase containing failed SMs increases its SM capacitor voltage, whereas switching frequency and capacitor voltage of the SMs in the other arms remain unchanged, resulting in minimum efficiency and reliability degradation compared to the healthy condition. As discussed in Table 1 , the proposed method provides the optimum overall performance under healthy and faulty conditions.
B. PROPOSED FAULT-TOLERANT MODULATION WHEN N f > N r
Even if the number of failed SMs N f becomes higher than the number of redundant SMs N r , MMC can still operate VOLUME 6, 2018 by incorporating the classic neutral-shift method [31] . However, in [31] , not only the faulty SMs but also the same number of healthy SMs in the other arm are bypassed to maintain symmetrical operation between the upper and lower arms, which leads to reduced reliability since extra redundant SMs are wasted. To avoid bypassing healthy SMs, the proposed fault-tolerant modulation method is further extended. The main limitation of the fault-tolerant modulation when N f > N r is that the SM capacitor voltage has already reached its rated value U dc /N a and cannot increase any further.
Assume there are N f failed SMs in the upper arm and N f > N r , depending on whether the SM switching frequency is allowed to be higher than f c(rated) (limited by the permissible IGBT switching loss), two kinds of modulation modes are available: a) if the switching frequency is allowed to be increased, keep the switching (carrier) frequency of the SMs in the upper arm as f c = (N /N )f c , and set the phase-shift angle as 2π/N . Meanwhile, voltage references of the upper-and lower-arm SMs are respectively modified as
where M and ϕ are the modified modulation depth and phase angle after incorporating the shifted neutral voltage.
Accordingly, Fourier representation of the upper-and lower-arm voltages can be derived as
It can be seen magnitudes of the voltage harmonics in (22) and (23) are still identical (for arbitrary m and n); and equivalent switching frequencies are both same as the healthy condition. b) if switching frequency is not allowed to exceed f c(rated) , select the switching (carrier) frequency of the upper-arm SMs as f c(rated) and phase-shift angle as 2π/N . In this case, to maintain symmetrical operation, switching frequency of the lower-arm SMs has to be curtailed, which is f c = (N /N )f c(rated) . The voltage references are same with (20) and (21) . Similarly, Fourier representation of the upper-and lower-arm voltages in this mode can also be derived as
where ω c =2πf c , and
It is shown the equivalent switching frequency is decreased to N f c(rated) ; thereby MMC output voltage would inevitably contain some harmonics at lower frequencies. Nevertheless, the upper and lower arms are still symmetrical without voltage mismatches.
C. PROPOSED FAULT-TOLERANT CONTROL STRATEGY
This section develops the suitable control strategies for MMC under both healthy and fault-tolerant conditions. As illustrated in Fig. 3 , the complete control system consists of the following six main controls: phase energy balancing control, arm energy balancing control, inner circulating current control, voltage reference modification, ac current control, and pulse-width modulation (PWM) associated with SM capacitor voltage balancing. In order to achieve stable operation of MMC, power balance between dc input and ac output must be maintained. The power difference between the input and output would influence the stored energy in the capacitors, the phase energy balancing control is therefore used to keep the measured Moreover, an arm energy balancing control is adopted to ensure the capacitor voltages of the upper arm and lower arm are equal, by producing a fundamental-frequency circulating current component i * c,1 . Subsequently these current references are added which generates the circulating current reference. The objective of using an inner circulating current control is forcing the actual circulating current to follow i * c , where a PI+R controller is used to track the dc and fundamental components.
In terms of the ac side, the classic dq rotational current control is utilized to generate the ac voltage reference u oj . But when N f is higher than the number of redundant SMs N r and once the modulation depth M becomes higher than 1, the neutral-shift strategy is activated to avoid over-modulation and keep the line-to-line ac voltages balanced, in which the phase voltage amplitude and angle are calculated as in [36] , giving u oj . Note that even if N f < N r , the neutral-shift strategy can also be temperately activated after a SM failure, since the proposed modulation scheme needs a period of time to charge the remaining SM capacitors to the predefined voltage.
Then, according to the value of N f , references for the arm voltages can then be determined by (9)- (10), (14)- (15), or (20)- (21), respectively. Finally, arm voltage references are sent to the PSC-PWM generator to obtain the SM IGBT gating signals. Besides, a voltage balancing scheme based on individual adjustment of each SM reference signal is incorporated in the PSC-PWM to balance the SM capacitor voltages within each arm.
IV. SIMULATION RESULTS
To verify the effectiveness of proposed modulation and control strategies, a three-phase MMC inverter was simulated in MATLAB/Simulink. The simulation parameters are listed in TABLE 2. The simulation results are shown in Fig. 4 . Initially, the MMC operated under healthy condition with the active current reference of 120A (and reactive current 0A) and SM capacitor voltage of 1kV. The SM switching frequency was 1kHz and the phase-shift angle of the PSC modulation was 2π/4. At 0.1s, fault occurred at one SM from the upper arm of phase A, which triggered the fault detection circuit [19] . Then the failed SM was bypassed and the feedback voltage of its capacitor was set to zero. It satisfied the situation of ''N f ≤ N r '', and the fault-tolerant controller automatically applied Eqs. (14) and (15) and its phase-shift angle becomes 2π/3. It can be seen from Fig. 4(b) that waveforms of the AC currents after fault occurrence were smooth and without obvious distortions. In Figs. 4(d) and 4(e), capacitor voltages of all the rest SMs in phase A followed the command to around 1.3kV, while capacitor voltages of the other phases were kept unchanged at 1kV. Besides, it can be observed in Fig. 4(f) that there was an overshoot in the circulating current during a short period of time. This was at the consequence of charging the SM capacitors.
At 0.3s, another SM in the upper arm of phase A was failed, capacitor voltages of the remaining SMs have already reached their rated value and cannot increase any further, which belongs to the situation of ''N f > N r ''. The neutralshift strategy came into action to avoid over-modulation and keep the line-to-line ac voltages balanced. From Fig. 4(c) we can observe the AC reference signals were no longer symmetrical, showing the neutral point was shifted. By modifying the reference voltage according to (20) - (21), the AC currents waveforms were kept smooth and symmetrical during this process.
At 0.5s, the active current reference was decreased from 120A to 40A. In this case, the modulation depth drops thus MMC again had the capability to generate balanced phase voltages, which exited the neutral-shift mode automatically. This can be indicated by the symmetrical reference signals from Fig. 4(c) .
Furthermore, Fig. 5 presents the harmonic spectrums of the simulated MMC line-to-line voltages during the time period of 0.0∼0.1s, 0.1∼0.3s, and 0.3∼0.5s, respectively. It is shown that by implementing the fault-tolerant modulation strategy, the main switching harmonics were kept at 4f c , without appearing any other harmonics. This demonstrates effectiveness of the proposed method for ensuring a constant harmonics features of MMC even when some SMs are failed. 
V. EXPERIMENTAL RESULTS
A scaled-down three-phase MMC prototype, with seven SMs per arm (total of 42 SMs), has been built in the laboratory to further verify the effectiveness of proposed fault-tolerant modulation and control strategies. Picture of the prototype is shown in Fig. 6 , and the circuit parameters are listed in Table 3 . The control algorithms are implemented in a central controller consisting of a TMS320F28335 DSP plus an EP3C25Q240C8 FPGA. The DSP is used to perform the fault-tolerant control strategies as in Fig. 3 and generate the phase voltage references. Meanwhile, the FPGA is to implement PSC modulation and send the PWM signals to the SMs. The communication between the central controller and the SMs are realized via optical fibers. Moreover, each SM is controlled by an independent EPM570T100 CPLD, which receives the PWM signals and sends back the monitored capacitor voltages as well as the operating status of the SMs.
The experimental results are shown in Fig. 7 . Initially, the MMC operated under healthy condition with the active and reactive current references of 6A and 0A, respectively, and SM capacitor voltage of 50V. At time t 1 , one SM in the upper arm of phase A failed and was bypassed, which satisfies the situation of ''N f ≤ N r ''. Then capacitor voltages of the remaining SMs in phase A followed their new fault-tolerant command which was increased to 58V and the modulation references and carries were modified as Eqs. (14) and (15) to ensure constant harmonic features. While capacitor voltages of the other phases were kept unchanged at 50V. There was a bump in the circulating current waveform as a result of charging the capacitors. At t 2 , another SM in the upper arm of phase A was failed, and capacitor voltages of the remaining SMs have reached their rated value and cannot increase any further, which belongs to the situation of ''N f > N r ''. Hence it triggered the neutral-shift strategy, ensuring symmetrical line-to-line voltages. Throughout the whole experimental process, MMC operated smoothly and the output AC currents were kept symmetrical and low distortions. Only the arm containing failed SMs increases its SM switching frequency, and only the phase containing failed SMs increases its SM capacitor voltage. Whereas operating conditions of SMs in other arms and phases are kept same as healthy conditions, resulting in minimum efficiency and reliability degradation compared to the healthy condition. This proves effectiveness of the proposed fault-tolerant control strategy. Furthermore, Fig. 8 presents the FFT analysis results before and after the fault occurance. It can be observed that the harmonic features of the MMC did not change significantly, and the main switching harmonics were kept at 7kHz. But it should be noted there were slight harmonics at 1kHz, 2kHz, and 3kHz. This is due to some non-ideal factors such as inconsistent arm inductance values between the upper and lower arms and capacitor voltage ripples. Anyway, these harmonic magnitudes are relatively small and are acceptable.
VI. CONCLUSION
Reliability and uninterruptable operation are seen as the primary concerns in MMC. In this paper, a novel fault-tolerant modulation and control strategy is proposed for MMC in medium-voltage applications, which devotes to achieving optimum operating performance under healthy conditions while minimum depletion of redundant SMs and minimum performance degradation during fault-tolerant conditions. The proposed method is based on appropriately adjusting the SM capacitor voltage command, switching frequency, and phase shift angle of the PWM carriers. Compared to previous methods in the literatures, merits of the proposed strategy include: 1) during healthy conditions, the redundant SMs are fully utilized which decreases SM capacitor voltages for higher reliability and decreases switching frequency for higher efficiency; 2) when faced with SM failures, no other healthy SMs need to be bypassed and the output voltage harmonics of MMC can remain unchanged; 3) throughout the fault-tolerant process, output waveforms of MMC are smooth, balanced, and with no obvious distortions. Finally, validity and effectiveness of the proposed strategy have been confirmed by simulation and experimental results.
